

(11) Publication number:

04025155

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: 02129731

(51) Intl. Cl.: H01L 21/90 H01L 21/3205

(22) Application date: 18.05.90

(30) Priority:

(43) Date of application publication:

28.01.92

(72) Inventor: OZAWA TAKASHI

(71) Applicant: FUJITSU LTD

(84) Designated contracting

(74) Representative:


states:

(54) MULTILAYER CIRCUIT BOARD AND MANUFACTURE THEREOF

(57) Abstract:

PURPOSE: To make the land of an upper conductor small in size so as to enable a conductor pattern to be improved in density by a method wherein a through-hole is formed into a stepped shape provided with a flat plane located at the halfway point in a thicknesswise direction of the polyimide layer and extending sideways, and the joint land of the upper conductor connected to a lower conductor is provided onto the flat plane concerned.

CONSTITUTION: A through-hole 14 is provided to a polyimide layer 13 in such manner that it is formed into a stepped shape provided with a flat plane 14a located at its halfway point in a thicknesswise direction extending sideways, and the joint land 15c of an upper conductor 15 connected to a lower conductor 12 is provided onto the flat plane 14a concerned. That is, the joint land of the upper conductor 15 connected to the lower conductor 12 is formed closer to the lower conductor 12 than a conventional one. Therefore, a land can be formed smaller in diameter. By this setup, the upper conductor 15 can be formed high in density, so that a multilayered circuit board can be improved in degree of integration.



COPYRIGHT: (C)1992, JPO& Japio